Abstract-High-speed, accuracy, meticulousness and quick responses are the notion of the vital necessities for modern digital world. An efficient electronic circuit unswervingly affects the maneuver of the whole system. Different tools are required to unravel different types of engineering tribulations. Improving the efficiency, accuracy and low power consumption in an electronic circuit is always been a bottle neck problem. So the need of circuit miniaturization is always there. It saves a lot of time and power while switching of gates and reduces the wiring-crises. Therefore to trounce with this problem we have proposed an artificial intelligence (AI) based approach that makes use of Rough Set Theory for its implementation. Theory of rough set has been proposed by Z Pawlak in the year 1982. Rough set theory is a new mathematical tool which deals with uncertainty and vagueness. Decisions can be generated using rough set theory by reducing the unwanted and superfluous data. We have condensed the number of gates without upsetting the productivity of the given circuit. This paper proposes an approach using artificial intelligence technique with the help of rough set theory which basically lessens the number of gates in the circuit, based on decision rules.
Introduction
In the year 1982, Z Pawlak [1] revolutionized the world with rough set theory to deal with uncertainty and vagueness of ambiguous data [4] . It is now being implanted in numerous domains for realistic purposes which include knowledge discovery, pattern matching, data acquisition, expert systems, process control and machine learning [6] [4] . The process of extracting decision relies on available data to analyze features, and also the generation of classification rules is done without the requirement of any previous information [5] [3] . It provides a mathematical approach to eradicate the superfluous data i.e. getting the minimal set of rules having the same knowledge as the original one; being able to find the hidden pattern [2] . It originates from set theory; classifying objects based upon the attributes. In our study we have reduced the number of gates without disturbing the productivity of the given circuit. Our paper aims to decrease the number of gates effectively in a circuit, based on decision rules using concepts of rough set theory.
II. Rough Set Theory: Basic Concepts
An information system consists of all the information ( , , , ) IS U W V f . Here data flow through the circuits that can be represented by set of finite objects called universe U , 
III. Approximation and Reduction
Let us assume that P is an equivalence relation based on U. The approximation space will be a pair , U P , where 1 2 3 , , ........
U x x x and
X is an element such that X U . So we have two subsets from the table that are the upper and lower approximations [1] .
The boundary condition is the difference between the lower approximation and upper approximation which in turns represented by ( ) PX PX . These sets are known as rough sets of X . Also called as lower ( PX ) and upper approximation ( PX ) spaces of X .
IV. Indiscernibility in Digital Circuit
The fundamentality of rough set theory insists the notion of indiscernibility. If a binary relation P X X u is reflexive, transitive and symmetric then it is an equivalence relation. Indiscernibility holds such a relation. informally two objects are indiscernible if one object cannot be distinguished from the other on the basis of a given set of attributes. Hence, indiscernibility is a function of the set of attributes under consideration [6] . An indiscernibility relation partitions the set of facts related to a set of objects into a number of equivalence classes. An equivalence class of a particular object is simply the collection of those objects that are indiscernible to the object it is often possible that some of the attributes or some of the attribute values are superfluous. This enables us to discard functionally redundant information [7] .
V. Core and reducts
The proposed approach basically reduces the number of gates in the circuit, based on smart algorithm. The reducts of an information system is said to be a reduced set of information As our primary concern is to deal with the smartest and best circuit miniaturization, we are not required to find each one of them. The reducts having minimal number of attributes is selected. Figure 1 shows the general process extracting the knowledge from the given data of an information table.
Figure 1 . Extraction of knowledge using Rough Set
Now, we can readily use the above formulized ideas in the miniaturizing of the circuits.
VI. Case Study
In this section, a simple structure using logic gates is shown in figure 2 , which is the magnified view of a portion of complicated circuit and it is further reduced using Rough Set theory which relies upon logical classifier and the rules .
Figure 2 . Enlarge view of a circuit
The Rough Set based approach is illustrated as follows. Here the different cases are represented in terms of attributes. This is the most widely used approach to extracting meaningful information. In our example, a set of data is generated by each gate in binary form (either 0 or 1), and the wires represents that attributes. The basic idea behind circuit miniaturization is to mine the data that is obtained as a result of each gate in a logical manner using algebraic developments so that the final result is not altered. This process can be easily done using rough set technique. The example that is shown here is a small circuit but the same technique can be implemented in bigger circuits using the same procedure. The data table of the circuit is shown below in table 1. Table 1 VII. Approximations From our information system, we have two classes of decision set as 0 and 1. As the data value is discrete (either 0 or 1) so the total number of lower approximations is equal to that of the upper approximations. The accuracy of approximation is given by
So the quality of both the approximation is given by the equation which is 
VIII. Successive Reduction Technique
In general, for a given decision table many reducts may exist. When the information table is large it becomes very difficult to perform the task. With ROSE2 all 44 reducts are derived as in pairs {8, 10},{6, 10, 12},{3, 10, 12},{8, 9},{6, 9, 12},{3, 9, 12},{4, 7, 8},{2, 4, 8}{6, 10, 11},{3, 10, 11},{4, 6, 7, 12},{3, 4, 7, 12},{5, 6, 7, 10},{1, 6, 7, 10},{6, 9, 11}{3, 9, 11},{2, 4, 6, 12},{2, 3, 4, 12},{2, 5, 6, 10},{1, 2, 6, 10},{3, 5, 7, 10},{1, 3, 7, 1,0} {5, 6, 7, 9},{1, 6, 7, 9},{4, 6, 7, 11},{3, 4, 7, 11},{2, 3, 5, 10},{1, 2, 3, 10},{2, 5, 6, 9}{1, 2, 6, 9},{3, 5, 7, 9},{1, 3, 7, 9},{4, 5, 6, 7},{1, 4, 6, 7},{2, 4, 6, 11},{2, 3, 4, 11}{2, 3, 5, 9},{1, 2, 3, 9},{3, 4, 5, 7},{1, 3, 4, 7},{2, 4, 5, 6},{1, 2, 4, 6},[2, 3, 4, 5},{1, 2, 3, 4} . As the decision is fixed in this information table (either 1 or 0), we have to further reduce the data sets. Presently we have 44 reducts with different strengths. We will consider only those pairs that have strength of 100 %. On further reduction, we end up with 10 final reducts based on which our improved circuit will be drawn. They are {8,9}, {8,10}, {3,9,11,}, {3,9,12}, {6,9,11},{6,9,12},{6,10,12}{6,10,11}.{3,10,11} {3,10,12}.
IX. Decision Rules:
On the basis of the above reducts, the following decision rules can be drawn from the data table   Table 3 From these rules, we can simplify the complicated circuit more effectively.
Conclusion:
Improving the efficiency, accuracy and low power consumption in an electronic Circuit is always been a bottle neck problem. So the need of circuit miniaturization is always there. To cope up with this problem we have anticipated an Artificial intelligence (AI) based approach that uses Rough Set Theory for its implementation. We have reduced the number of gates without affecting the output of the given circuit using the mathematical model of Rough Set Theory. It saves a lot of time and power that is wasted in switching of gates , the wiringcrises is reduced, cross-sectional area of chip is reduced, the number of transistors that can implemented in chip is multiplied many folds. Moreover, operational efficiency and effectiveness of chip is also improved.
